Important Note:Login & Check Your Email Inbox and Activate Confirmation Link |
|---|
|
|---|
|
|---|
PROBABILITY AND QUEUEING THEORY |
RANDOM VARIABLES |
|
PROBABILITY AND QUEUEING THEORY |
TWO - DIMENSIONAL RANDOM VARIABLES |
|
PROBABILITY AND QUEUEING THEORY |
RANDOM PROCESSES |
|
PROBABILITY AND QUEUEING THEORY |
QUEUEING MODELS |
|
PROBABILITY AND QUEUEING THEORY |
ADVANCED QUEUEING MODELS |
|
COMPUTER NETWORKS |
FUNDAMENTALS & LINK LAYER |
|
COMPUTER NETWORKS |
MEDIA ACCESS & INTERNETWORKING |
|
COMPUTER NETWORKS |
ROUTING |
|
COMPUTER NETWORKS |
TRANSPORT LAYER |
|
COMPUTER NETWORKS |
APPLICATION LAYER |
|
DESIGN AND ANALYSIS OF ALGORITHMS |
DESIGN AND ANALYSIS OF ALGORITHMS-INTRODUCTION |
|
DESIGN AND ANALYSIS OF ALGORITHMS |
BRUTE FORCE AND DIVIDE-AND-CONQUER |
|
DESIGN AND ANALYSIS OF ALGORITHMS |
DYNAMIC PROGRAMMING AND GREEDY TECHNIQUE |
|
DESIGN AND ANALYSIS OF ALGORITHMS |
ITERATIVE IMPROVEMENT |
|
DESIGN AND ANALYSIS OF ALGORITHMS |
COPING WITH THE LIMITATIONS OF ALGORITHM POWER |
|
MICROPROCESSOR AND MICROCONTROLLER |
THE 8086 MICROPROCESSOR |
|
MICROPROCESSOR AND MICROCONTROLLER |
8086 SYSTEM BUS STRUCTURE |
|
I/O INTERFACING |
Unit Titile3 |
|
MICROPROCESSOR AND MICROCONTROLLER |
MICROCONTROLLER |
|
MICROPROCESSOR AND MICROCONTROLLER |
INTERFACING MICROCONTROLLER |
|
SOFTWARE ENGINEERING |
SOFTWARE PROCESS AND PROJECT MANAGEMENT |
|
SOFTWARE ENGINEERING |
REQUIREMENTS ANALYSIS AND SPECIFICATION |
|
SOFTWARE ENGINEERING |
SOFTWARE DESIGN |
|
SOFTWARE ENGINEERING |
TESTING AND IMPLEMENTATION |
|
SOFTWARE ENGINEERING |
PROJECT MANAGEMENT |
|
Lab Manuals |
NETWORKS LABORATORY |
|
Lab Manuals |
MICROPROCESSOR AND MICROCONTROLLER LABORATORY |
|
Lab Manuals |
OPERATING SYSTEMS LABORATORY |
|
Lab Manuals |
SOFTWARE ENGINEERING LABORATORY |
